

Special Session: Device, Circuit, Architecture, and CAD tools of Advanced FPGAs and Their Application to Edge AI Computing

Program chair: Daisuke Suzuki (The Univ. Aizu, Japan)

Program vice chair: Takahiro Hanyu (Tohoku Univ., Japan)

A field-programmable gate arrays (FPGA) whose function can be reconfigured by users is one viable candidate for the edge AI hardware platform. On the other hand, a conventional SRAM-based FPGA suffers serious standby issue since the power supply must be continuously applied to keep internal data. This standby power issue is more serious in state-of-the-art nanometer CMOS technologies. From this point of view, this special session focuses on the novel device, circuit, architecture, and CAD technologies for near future advance FPGAs and their edge-AI computing. Papers are solicited in following areas, but not limited to:

Topics of Interest:

- Nonvolatile FPGA and its related technologies
- Device technologies for energy-efficient FPGA
- Circuit technologies for energy-efficient FPGA
- Architecture for energy-efficient FPGA
- CAD technologies for energy-efficient power FPGA
- FPGA-based energy-efficient edge AI hardware
- FPGA-oriented AI algorithms

Submission

Important Dates

- Abstract submission: May 30, 2022
- **Full Paper submission: June 5, 2022**
- Acceptance notification: July 31, 2022
- Camera-ready paper: August 15, 2022

Submission System: <https://edas.info/N29397>

Contact person: Daisuke Suzuki (The Univ. Aizu, Japan)

E-mail: daisuke (at) u-aizu.ac.jp (Please replace "at" by @.)